


SIZE	QTY	SYM	PLATED	TOL
55	6	$\begin{array}{c} \text{M} \\ \text{+} \end{array}$	NO	+/-0.0
39.37	12	$\begin{array}{c} \text{N} \\ \text{+} \end{array}$	YES	+/-0.0
7.87	464	$\begin{array}{c} \text{O} \\ \text{+} \end{array}$	YES	+/-0.0



ADF703x40Sxxx (08-042249 Rev-A) – Component Side View
 Layer 1– Component Side – (Signal & Ground)
 Fabrication Drawing

MANUFACTURING NOTES

- Material: 4 Layer, FR4 (IT880A) glass epoxy substrate, LAMB +/- .018 inch.
- Material to be finished complies, Board to be fabricated per IPC-6013A, CLASS 2.
- Plated thru holes and the conductive pattern electroplated with .005MM min. thick copper, Terminal areas and plated thru holes to be ENIG plated.
- Finished Board to be Rigid Compliant
- Drum for (x,y) co-ordinate of 0/0 files at Lower Left Fillet.
- Processing tolerances:
 - Conductive pattern front to back registration within .025MM total.
 - Minimum annular ring surrounding holes .03MM
 - Minimum conductive pattern within .006MM of true size.
 - Minimum feature size = 0.3mm.
 - Minimum dr gap = 0.5mm
- Buy and label within .001MM per .001MM (0.75%)
- Dimensions in mm (milimeters) and are for the finished part.
- Solder Mask: Tolya PSR 2000, Liquid photo imageable solder mask over bare copper (enamel), colour GREY, both sides using the patterns provided, no mask is permitted on the terminal areas, Soldermask to each registration within .03MM total.
- Screening Screen component outline and nomenclature using leadable white ink on both the primary and secondary side, Nomenclature shall be legible, Screen to each registration within .03MM total.
- Boards to be electrically tested 100%
- Break all sharp edges 0.33MM R max.
- Manufacturer to add Ident. U. number and Date Code (YY/MM format) in this area as directed on the bottom side.
- For details of the Impedance requirements, see the Impedance notes below.
- THE PCB VENDOR SHALL PROVIDE PROOF OF MEASUREMENT OF IMPEDANCE AND TEST COUPON

4 LAYER STACK UP DETAILS

IMPEDANCE CONTROL NOTES

The stackup and trace/geo widths above are designed to achieve 50-ohm impedance controlled traces on Layer 1 using "Stranded Co-Plane Strapping" technology for the following trace widths and trace/copper gap ...

- Trace Width: 0.38mm traces on Layer 1 (Top Side).
- Trace/copper gap: 0.38mm

There shall be no deviation from this stack-up without the written permission of Analog Devices.